View TA1318N_331463.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

TA1318N
Preliminary
TOSHIBA Bipolar Linear Integrated Circuit Silicon Monolithic
TA1318N
SYNC Processor, Frequency Counter IC for TV Component Signals
TA1318N is a sync processor for TV component signals. TA1318N provides sync and frequency counter processing for external input signals. These functions are integrated in a 24 pin dual-in-line shrink-type plastic package. TA1318N provides I2C bus interface, so various functions and controls are adjustable via the bus.
Weight: 1.22 g (typ.)
Features
* * * * * * * * * * Horizontal synchronization circuit (15.75 kHz, 31.5 kHz, 33.75 kHz, 45 kHz) Vertical synchronization circuit (525I, 525P, 625I, 750P, 1125I, 1125P, PAL 100 Hz, NTSC 120 Hz) Horizontal and vertical frequency counter Horizontal PLL Accepts 2-level and 3-level sync Accepts both negative and positive HD and VD Clamp pulse output HD, VD output (polarity inverter) Separated sync output Mask for the copy guard signal
000707EBA1
* TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc.. * The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk. * The products described in this document are subject to the foreign exchange and foreign trade laws. * The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others. * The information contained herein is subject to change without notice.
2000-07-20
1/39
TA1318N
Block Diagram
DAC3 24 DAC3 SW VD2-OUT 23 INV SW VD1-OUT 22 INV SW SYNC1-IN 21 SYNC SEPA DAC1 20 DAC1 SW SYNC2-IN 19 SYNC SEPA Address SW 18 SCL 17 I CBUS Decoder
2
SDA 16
HD2-OUT 15 INV SW
Digital GND 14
HD1-OUT 13 INV SW
TEST DAC3
DV2-OUT SW
DV1-OUT SW
DAC1
HD2-OUT SW
HD1-OUT SW
V-Input SW H/VFREQ Counter V-FREQ DET SW Clamp DAC2 Pulse
V C/D
V-FREQ SW
V-SYNC
CP SW
H/CSYNK
DAC2 SW
V Integral
HD Polarity
2 x fH
H-FREQ DET SW
H-INPUT SW
H-AFC
H C/D
H-Ramp
HVCO
H-FREQ SW
1 HD2-IN
2 VD2-IN
3 HD1-IN
4 VD1-IN
5 Analog GND
6 AFC Filter
7 HVCO
8 VCC
9 DAC2
10 VD3-IN
11 HD3-IN
12 CP-OUT
2000-07-20
2/39
TA1318N
Pin Functions
Pin No. Pin Name Function Interface Circuit Input Signal/Output Signal
8 Inputs horizontal sync signal. 1 HD2-IN Accepts input of both positive and negative polarity. Input signal from this pin is not synchronized. 1 1 k 50 k
Th: 0.7 V
or
Th: 0.7 V 5
8 Inputs vertical sync signal. 2 VD2-IN Accepts input of both positive and negative polarity. Input signal from this pin is not synchronized. 2 1 k 45 k
Th: 0.7 V
or
Th: 0.7 V 5
2000-07-20
3/39
TA1318N
Pin No. Pin Name Function Interface Circuit Input Signal/Output Signal
8 Inputs horizontal sync signal. 3 HD1-IN Accepts input of both positive and negative polarity. Input signal from this pin is not synchronized. 3 1 k 50 k
Th: 0.7 V
or
Th: 0.7 V 5
8 Inputs vertical sync signal. 4 VD1-IN Accepts input of both positive and negative polarity. Input signal from this pin is not synchronized. 4 1 k 45 k
Th: 0.7 V
or
Th: 0.7 V 5
5
Analog GND
GND pin for analog circuit blocks.
2000-07-20
4/39
TA1318N
Pin No. Pin Name Function Interface Circuit Input Signal/Output Signal
8
6
AFC Filter
Connects filter for horizontal AFC. Voltage on this pin determines horizontal output frequency. 6 300 30 k
DC
5
8
Use Murata CSB503F30. 7
2 k
1 k 10 k 5
VCC pin. 8 VCC Connects 9 V (typ.).
1 k
7
HVCO
Connects ceramic oscillator for horizontal oscillation.
4 k
2000-07-20
5/39
TA1318N
Pin No. Pin Name Function Interface Circuit Input Signal/Output Signal
8 500
DC or H/C SYNC
DAC2 output pin. 9 DAC2 (H/C. SYNC output) In Test mode, outputs HD or composite sync signal to frequency counter. 200 30 k
7V 0V 14
9
8 Th: 0.7 V
Inputs vertical sync signal. 10 VD3-IN Accepts input of both positive and negative polarity. 10 1 k 45 k or
Th: 0.7 V 5
8
Th: 0.7 V
Inputs horizontal sync signal. 11 HD3-IN Accepts input of both positive and negative polarity. 11 1 k 50 k or
Th: 0.7 V 5
2000-07-20
6/39
TA1318N
Pin No. Pin Name Function Interface Circuit Input Signal/Output Signal
8 500
5.0 V Clamp pulse (CP) output pin. 12 CP-OUT Outputs CP generated by sync circuit. 200 2.5 k 0V
12
14
8 HD output pin. Open collector output. 13 HD1-OUT HD1/HD2 input signal is output from this pin without synchronization. Polarity is switched by BUS write function. 14 13 200 or
14
Digital GND
GND pin for logic blocks.
2000-07-20
7/39
TA1318N
Pin No. Pin Name Function Interface Circuit Input Signal/Output Signal
8 HD output pin. Open collector output. 15 HD2-OUT HD1/HD2 input signal is output from this pin without synchronization. Polarity is switched by BUS write function. 14 15 200 or
8
ACK
4 VF
16
SDA
SDA pin for I C bus.
2
16
50
20 k
SDA
5 14
2000-07-20
8/39
TA1318N
Pin No. Pin Name Function Interface Circuit Input Signal/Output Signal
8
17
SCL
SCL pin for I C bus.
2
20 k 17
SCL 4 VF
5
15 k
8 9V DC/DD 7.5 V
100 k
Slave address switch pin. 18 Address SW When this pin is connected to VCC (GND), used for DC/DDH (D8/D9H); when left open, DA/DBH. 18
7.5 V 60 k DA/DB 1.5 V 100 k 15 k
1 k
100 k
1.5 V D8/D9 0V 5
2000-07-20
9/39
TA1318N
Pin No. Pin Name Function Interface Circuit Input Signal/Output Signal White 100 8 1 k = 1 Vp-p
1 k
1 k
19
SYNC2-IN
Inputs signal for sync separation circuit. Input via clamp capacitor.
19 or 1 k 4 VF
5
8 500
DC or V SYNC
DAC1 output pin. 20 DAC1 (V SYNC output) In Test mode, outputs VD or composite sync signal to frequency counter. 200 30 k
20
7V 0V 14
2000-07-20
10/39
TA1318N
Pin No. Pin Name Function Interface Circuit Input Signal/Output Signal White 100 8 1 k = 1 Vp-p
1 k
21
SYNC1-IN
Inputs signal for sync separation circuit. Input via clamp capacitor.
21 1 k or 1 k 4 VF
5
8 VD output pin. Open collector output. 22 VD1-OUT VD1/VD2 input signal is output from this pin without synchronization. Polarity is switched by BUS write function. 14 22 200 or
2000-07-20
11/39
TA1318N
Pin No. Pin Name Function Interface Circuit Input Signal/Output Signal
8 VD output pin. Open collector output. 23 VD2-OUT VD1/VD2 input signal is output from this pin without synchronization. Polarity is switched by BUS write function. 14 23 200 or
8
DAC3 output pin. 24 DAC3 Open collector output. In Test mode, outputs test pulse for shipping. 24 500
DC or test pulse for shipping
14
2000-07-20
12/39
TA1318N
Bus Control Map
Write Mode
Slave Address: D8/DA/DCH
Sub-Add 00 01 02 03 D7 MSB D6 D5 D4 D3 D2 D1 D0 LSB Preset MSB LSB 1000 1000 1000 1000 0000 0000 0000 0000
H-FREQUENCY DAC1 V-FREQUENCY
HD1/VD1-OUT SW DAC2 CLP-PHS HD PHASE
HD2/VD2-OUT SW DAC3 TEST
SEPA LEVEL HD1-INV HD2-INV
FREQ DET SW
INPUT SW VD1-INV VD2-INV
Read Mode
Slave Address: D9/DB/DDH
D7 MSB 0 1 POR HD-IN D6 D5 D4 D3 V FREQUENCY DET H FREQUENCY DET D2 D1 D0 LSB
Bus Control Functions
Write Mode (*: Preset)
* H-FREQUENCY (Horizontal oscillation frequency) Switches horizontal frequency. (00): 15.75 kHz (01): 31.5 kHz *(10): 33.75 kHz (11): 45 kHz HD1/VD1-OUT SW (HD1/VD1 output switch) Switches output from pin 13/22. When set to 00, 01, or 10, outputs HD/VD without synchronization. When set to 11, outputs HD/VD from the sync circuit. *(00): HD1/VD1 (01): HD2/VD2 (10): HD3/VD3 (11): Synchronized HD/VD HD2/VD2-OUT SW (HD2/VD2 output switch) Switches output from pin 15/23. When set to 00, 01, or 10, outputs HD/VD without synchronization. When set to 11, outputs HD/VD from the sync circuit. *(00): HD1/VD1 (01): HD2/VD2 (10): HD3/VD3 (11): Synchronized HD/VD SEPA LEVEL (Sync separation level switch) Switches sync separation level of pin 19/21. Set values are the levels from sync tip. *(00): 15IRE (01): 20IRE (10): 25IRE (11): 30IRE DAC1 (DAC1 control) Controls 2-bit DAC (pin 9). (00): 1 V (01): 3 V *(10): 5 V (11): 7 V DAC2 (DAC2 control) Controls 2-bit DAC (pin 20). *(00): 1 V (01): 3 V (10): 5 V (11): 7 V DAC3 (DAC3 control) Controls open collector 1-bit DAC (pin 24). *(0): OPEN (HIGH) (1): ON (LOW) TEST (Test mode) Switches DAC1, 2, and 3 outputs. Also used to test IC for shipping. *(0): DAC outputs are used as DAC. (1): DAC1 outputs V. SYNC to the frequency counter. : DAC2 outputs H. SYNC or C. SYNC to the frequency counter. DAC3 outputs IC test pulse for shipping.
*
*
*
*
*
*
*
2000-07-20
13/39
TA1318N
* HD1-INV (HD1 output polarity switch) Switches HD1 output (pin 13) polarity. When set to 0, positive HD input is output as negative HD. When set to 0, output from the sync circuit is output as negative HD. *(0): Normal (1): Inverse HD2-INV (HD2 output polarity switch) Switches HD1 output (pin 15) polarity. When set to 0, positive HD input is output as negative HD. When set to 0, output from the sync circuit is output as negative HD. *(0): Normal (1): Inverse V-FREQUENCY (Vertical frequency switch (pull-in range)) Sets vertical frequency pull-in range, VD-STOP, or free-running frequency. Free-running frequency is controlled by H-FREQUENCY.
*
*
Pull-in Range *(000) (001) (010) (011) (100) (101) (110) (111) 48~1281 H 48~849 H FREE-RUN 48~637 H 48~613 H 48~363 H 48~307 H VP STOP
Format/H (V) Frequency 1125P/30 Hz (33.75 kHz) 750P/60 Hz (45 kHz) Free-running frequency is controlled by H-FREQUENCY. (00): 262 H (01): 525 H (10): 562 H (11): 750 H 1125I/60 Hz (33.75 kHz) 525P/60 Hz (31.5 kHz) PAL/SECAM/50 Hz (15.625 kHz) PAL/SECAM double scan/100 Hz (31.5 kHz) NTSC/60 Hz (15.734 kHz) NTSC double scan /120 Hz (31.5 kHz) VD output is HIGH
*
*
*
*
*
*
CLP PHS (Clamp pulse phase switch) Switches clamp pulse phase. If no signal input, 0.9 s pulse is output from the H-C/D circuit. *(0): 1 s (3.4%) delay following HD stop phase, 0.8 s (2.7%) pulse (1): 0.5 s (1.7%) delay following HD stop phase, 0.8 s (2.7%) pulse FREQ DET SW (Horizontal/vertical frequency counter switch) Switches input signal used for horizontal/vertical frequency counter. This switch is controlled independently from INPUT SW. The detection result is output as read BUS data. *(00): SYNC1 input (01): SYNC2 input (10)/(11): HD3/VD3 inputs INPUT SW (Input signal switch for synchronization) Switches input signal used for synchronization. *(00): SYNC1 input (01): SYNC2 input (10)/(11): HD3/VD3 inputs HD PHASE (HD phase adjustment) Adjusts phase of HD output from the sync circuit. The phase of the adjustment center value is the same as that of input H-SYNC or input HD. (000000) : -5% (H periodically) *(100000) : 0% (111111) : 5% VD1-INV (VD1 output polarity switch) Switches VD1 output (pin 22) polarity. When set to 0, negative VD input is output as negative VD. When set to 0, output from the sync circuit is output as negative VD. *(0): Normal (1): Inverse VD2-INV (VD2 output polarity switch) Switches VD2 output (pin 23) polarity. When set to 0, negative VD input is output as negative VD. When set to 0, output from the sync circuit is output as negative VD. *(0): Normal (1): Inverse
2000-07-20
14/39
TA1318N
Read Mode
* POR (Power on reset) (0): Status read (at second data read and subsequent) (1): Power on (at first data read) HD-IN (Input signal self-check result) Detects HD or H-SYNC input signal selected by INPUT SW. (0): No signal input (1): Signal input V FREQ DET (Vertical frequency of SYNC or VD input selected by FREQ DET SW) (0000000)(0001100): No-VD (0001101) : Vicinity of 162 Hz (1111111) : 16.5 Hz How to calculate vertical frequency (X): Convert V-FREQ DET read data into decimal and define the resulting value as Y. Where H-FREQUENCY is 15.75 kHz/31.5 kHz, Z = 476.2 s Where H-FREQUENCY is 33.75 kHz/45 kHz, Z = 474.1 s Vertical frequency (X) = 1 / (Y x Z) [Hz] Error of Y is +1, -0. If vertical frequency is 162 Hz or more, the frequency cannot be accurately measured. Time constant used to separate V.SYNC from integrated C.SYNC is 9 s (error: 1 s). H FREQ DET (Horizontal frequency of SYNC or HD input selected by FREQ DET SW) (0000000): No signal input (1111111): 53 kHz or more How to calculate horizontal frequency (X): X, Y, and Z are defined same as for V FREQ. Horizontal frequency (X) = Y / (5 x Z) [kHz] Error of Y is +1, -0. If horizontal frequency is 53 kHz or more, the frequency cannot be accurately measured. When V-SYNC or VD is not input, horizontal frequency cannot be measured, resulting in data = (0000000). Note: Counting horizontal/vertical frequency is triggered by ACK in the second byte in Bus Read mode. Frequency is counted from the first V-SYNC/VD input to the second V-SYNC/VD input. For data to stabilize, interval between bus read must be 3 V or more.
Result 1 and Start trigger 2
*
*
*
Start trigger 1 Read Timing More than 3 V V-SYNC or VD
Counting period 1 (to Result 1)
Counting period 2 (to Result 2)
2000-07-20
15/39
TA1318N
Data Transfer Format via I C BUS
Slave Address: D8/DA/DCH
A6 1 A5 1 A4 0 A3 1 A2 1 A1 0/1 A0 0/1 W/R 0/1
2
Start and Stop Condition
SDA
SCL S Start condition P Stop condition
Bit Transfer
SDA
SCL
SDA stable
Change of SDA allowed
Acknowledge
SDA by transmitter
Bit 9: High impedance
SDA by receiver Only bit 9: Low impedance
SCL from master S
1
8
9 Clock pulse for acknowledgment
2000-07-20
16/39
TA1318N
Data Transmit Format 1
S Slave address 7 bit 0A Sub address 8 bit A Transmit data 8 bit MSB P: Stop condition AP
MSB S: Start condition
MSB A: Acknowledge
Data Transmit Format 2
S Slave address 0A Sub address A Transmit data A A AP
Sub address
Transmit data n
Data Receive Format
S Slave address 7 bit MSB 1A Received data 1 8 bit MSB A Received data 2 AP
At the moment of the first acknowledge, the master transmitter becomes a master receiver and the slave transmitter. This acknowledge is still generated by this slave. The Stop condition is generated by the master. Details are provided in the Philips I2C specifications.
Optional Data Transmit Format: Automatic Increment Mode
S Slave address 7 bit MSB 0A1 Sub address 7 bit A Transmit data 1 8 bit MSB Transmit data 2 8 bit MSB AP
MSB
In this transmission method, data is set on automatically incremented sub-address from the specified sub-address. Purchase of TOSHIBA I2C components conveys a license under the Philips I2C Patent Rights to use these components in an I2C system, provided that the system conforms to the I2C Standard Specification as defined by Philips.
2000-07-20
17/39
TA1318N
Maximum Ratings (Ta = 25C)
Characteristics Supply voltage Input pin signal voltage Power dissipation Power dissipation reduction rate Operating temperature Storage temperature Symbol VCCmax einmax PD (*1) 1/Qja Topr Tstg Rating 12 9 1250 -10 -20~65 -55~150 Unit V Vp-p mW mW/C C C
Note: Refer to the figure below.
1250
Power consumption reduction ratio PD (mW)
10 mW/C
850
0 0
25
65
150
Ambient temperature Ta (C)
Figure Recommended Operating Condition
Characteristics Power supply voltage (VCC) HD1, HD2, HD3 Input level VD1, VD2, VD3 Input level SYNC1, SYNC2 Input level HD1, HD2, VD1, VD2-OUT Input current DAC3 Input current Address switching voltage Pin 8 Pin 3, 1, 11 Pin 4, 2, 10
PD - Ta Curve
Description
Min 8.5 2.0 2.0 0.9
Typ. 9.0 5.0 5.0 1.0 0.9 0.5 0 9.0
Max 9.5 9.0 9.0 1.1 1.5
Unit V
Vp-p
Pin 21, 19, white 100% with negative sync Pin 13, 15, 22, 23 Pin 24 Pin 18 D8/D9H DC/DDH
mA 1.0 1.0 9.0 V
0 8.0
Electrical Characteristics (VCC = 9 V, Ta = 25C, unless otherwise specified) Current Dissipation
Pin Name VCC Symbol ICC Test Circuit Min 32 Typ. 38 Max 44 Unit mA
2000-07-20
18/39
TA1318N
AC Characteristics Horizontal Block
Characteristics Sync1/2 input horizontal sync phase HD3 input horizontal sync phase Polarity distinction active range Symbol S1PH S2PH HD3PH HD-DUTY1 HD-DUTY2 VthS10 VthS11 VthS12 Sync1 input threshold amplitude Sync2 input threshold amplitude VthS13 VthS20 VthS21 VthS22 VthS23 HD3 input threshold amplitude (Synchronization block) HD1 input threshold voltage HD2 input threshold voltage HD3 input threshold voltage (SW block) VthHD3 VthHD1 VthHD2 VthHD3 HP0- HP0+ HP1- HD output phase adjustment variable range HP1+ HP2- HP2+ HP3- HP3+ CPS0 CPW0 CPV0 CPS1 Clamp pulse phase/width/level CPW1 CPV1 CPS3 CPW3 CPV3 Delayed HD pulse width W d-HD Test Circuit (Note HA06) (Note HA05) (Note HA04) Test Condition (Note HA01) (Note HA02) (Note HA03) Min 0.6 0.6 0.6 61 48 0.040 0.060 0.081 0.102 0.040 0.060 0.081 0.102 0.65 0.65 0.65 0.65 2.86 2.86 1.43 1.43 (Note HA07) 1.33 1.33 1.00 1.00 0.85 0.65 4.7 0.35 (Note HA08) 0.65 4.7 1.00 0.50 4.7 (Note HA09) 1.0 1.48 1.48 1.11 1.11 1.00 0.80 5.0 0.50 0.80 5.0 0.90 5.0 1.2 1.63 1.63 1.22 1.22 1.15 0.95 5.3 0.65 0.95 5.3 0 1.30 5.3 1.4 s V s V s V s Typ. 0.7 0.7 0.7 66 53 0.070 0.106 0.142 0.178 0.070 0.106 0.142 0.178 0.75 0.75 0.75 0.75 3.18 3.18 1.59 1.59 Max 0.8 0.8 0.8 71 58 0.100 0.152 0.203 0.255 0.100 0.152 0.203 0.255 0.85 0.85 0.85 0.85 3.49 3.49 1.75 1.75 s Vp-p Vp-p Vp-p Unit s s %

2000-07-20
19/39
TA1318N
Characteristics Symbol V13TH0 V13TL0 V13TH1 HD1 output voltage V13TL1 V13TH2 V13TL2 V13TH3 V13TL3 V15TH0 V15TL0 V15TH1 HD2 output voltage V15TL1 V15TH2 V15TL2 V15TH3 V15TL3 V13IH0 V13IL0 V13IH1 HD1 output voltage (polarity inverse) V13IL1 V13IH2 V13IL2 V13IH3 V13IL3 V15IH0 V15IL0 V15IH1 HD2 output voltage (polarity inverse) V15IL1 V15IH2 V15IL2 V15IH3 V15IL3 ID1 ID2 AFC phase detection current ID3 ID4 VCO oscillation start voltage VVCO TH00 HD output pulse width (free-run) TH01 TH10 TH11 Test Circuit Test Condition Min 4.5 4.5 4.5 4.5 4.5 4.5 4.5 4.5 4.5 4.5 4.5 4.5 4.5 4.5 4.5 4.5 310 310 (Note HB01) 520 520 (Note HB02) 3.9 1.4 1.4 (Note HB03) 1.4 1.4 1.8 1.8 2.2 2.2 650 650 4.2 1.8 1.8 780 780 4.5 2.2 2.2 s V Typ. 5.0 0.1 5.0 0.1 5.0 0.1 5.0 0.1 5.0 0.1 5.0 0.1 5.0 0.1 5.0 0.1 5.0 0.1 5.0 0.1 5.0 0.1 5.0 0.1 5.0 0.1 5.0 0.1 5.0 0.1 5.0 0.1 385 385 Max 5.5 0.5 5.5 0.5 5.5 0.5 5.5 0.5 5.5 0.5 5.5 0.5 5.5 0.5 5.5 0.5 5.5 0.5 5.5 0.5 5.5 0.5 5.5 0.5 5.5 0.5 5.5 0.5 5.5 0.5 5.5 0.5 460 460 A V V V V Unit

2000-07-20
20/39
TA1318N
Characteristics Symbol F00 F01 Horizontal free-run frequency F10 F11 F50 BH00 Horizontal oscillation control sensitivity BH01 BH10 BH10 VDAC10 DAC1 output voltage VDAC11 VDAC12 VDAC13 VDAC20 DAC2 output voltage VDAC21 VDAC22 VDAC23 DAC3 output voltage VDAC30 VDAC31 Test Circuit Test Condition Min 15.59 31.19 (Note HB04) 33.41 44.55 15.47 24 48 (Note HB05) 48 71 0.5 2.7 4.7 6.5 0.5 2.7 4.7 6.5 0.3 8.5 60 89 1.0 3.0 5.0 7.0 1.0 3.0 5.0 7.0 0.5 8.8 72 107 1.5 3.3 V 5.3 7.5 1.5 3.3 V 5.3 7.5 0.7 9.0 V Typ. 15.75 31.5 33.75 45 15.625 30 60 Max 15.91 31.82 34.09 45.45 15.78 36 72 kHz/V kHz Unit

2000-07-20
21/39
TA1318N
Vertical Block
Characteristics VD1 input threshold voltage VD2 input threshold voltage VD3 input threshold voltage (SW block) VD3 input threshold voltage (synchronization block) Symbol VthVD1 VthVD2 VthVD3 VthVD3 V22TH0 V22TL0 V22TH1 VD1 output voltage V22TL1 V22TH2 V22TL2 V22TH3 V22TL3 V23TH0 V23TL0 V23TH1 VD2 output voltage V23TL1 V23TH2 V23TL2 V23TH3 V23TL3 V22IH0 V22IL0 V22IH1 VD1 output voltage (polarity inverse) V22IL1 V22IH2 V22IL2 V22IH3 V22IL3 V23IH0 V23IL0 V23IH1 VD2 output voltage (polarity inverse) V23IL1 V23IH2 V23IL2 V23IH3 V23IL3 VPW0 Vertical output pulse width VPW1 VPW2 VPW3 Test Circuit (Note VA02) (Note VA01) Test Condition Min 0.65 0.65 0.65 0.65 4.5 4.5 4.5 4.5 4.5 4.5 4.5 4.5 4.5 4.5 4.5 4.5 4.5 4.5 4.5 4.5 251 126 (Note VA03) 117 88 133 100 150 112 Typ. 0.75 0.75 0.75 0.75 5.0 0.1 5.0 0.1 5.0 0.1 5.0 0.1 5.0 0.1 5.0 0.1 5.0 0.1 5.0 0.1 5.0 0.1 5.0 0.1 5.0 0.1 5.0 0.1 5.0 0.1 5.0 0.1 5.0 0.1 5.0 0.1 286 143 Max 0.85 0.85 0.85 0.85 5.5 0.5 5.5 0.5 5.5 0.5 5.5 0.5 5.5 0.5 5.5 0.5 5.5 0.5 5.5 0.5 5.5 0.5 5.5 0.5 5.5 0.5 5.5 0.5 5.5 0.5 5.5 0.5 5.5 0.5 5.5 0.5 321 160 s V V V V Vp-p Vp-p Unit

2000-07-20
22/39
TA1318N
Characteristics Symbol FV0 FV1 FV3 FV4 Vertical free-run frequency FV5 FV6 FV20 FV21 FV22 FV23 FVPL0 Vertical pull-in range FVPL1 FVPL2 FVPL3 15.75 kHz Sync input-VD output phase difference 31.50 kHz 33.75 kHz 45.00 kHz Test Circuit (Note VA05) (Note VA04) Test Condition Min 26.02 39.21 52.20 54.24 91.28 107.8 57.0 57.0 57.0 57.0 311 624 668 891 9.6 5.7 5.3 4.4 Typ. 26.35 39.75 52.98 55.06 92.98 109.9 60.0 60.0 60.0 60.0 321 643 689 918 11.8 6.8 6.4 5.2 Max 26.67 40.30 53.77 55.89 94.69 112.1 63.0 63.0 63.0 63.0 332 663 710 947 14.0 7.9 7.5 6.0 s Hz Hz Unit
2000-07-20
23/39
TA1318N
Test Conditions and Measuring Method
Note Item S06 HA01 Sync1/2 input horizontal sync phase c SW Mode S18 b S19 a b S21 b a (1) (2) (3) (4) (5) (6) (7) (8) (9) Set sub-address (02) 60. SW19-a and SW21-b. Input Signal a (horizontal 33.75 kHz ) to pin 21 (SYNC1-IN). Set sub-address (02) 61. Measure the phase difference S1PH between pin 21 and pin 6 (AFC filter) wave form. SW19-b and SW21-a. Input Signal a (33.75 kHz ) to pin 19 (SYNC2-IN). Set sub-address (02) 01. Measure the phase difference S2PH between pin 19 and pin 6 (AFC filter) wave form. Test Conditions and Measuring Method (VCC = 9 V, Ta = 25 3C, unless otherwise specified)
29.63 s 0.593 s Signal a 0.285 V
S1PH S2PH Pin 6 wave form
2000-07-20
24/39
TA1318N
Note Item S06 HA02 HD3 input horizontal sync phase c SW Mode S18 b S19 S21 (1) (2) (3) Set sub-address (00) 40 and (02) 82. Input signal b (horizontal 31.5 kHz ) to pin 11 (HD3-IN). Measure the phase difference HD3PH between pin 11 and pin 6 (AFC filter) wave form. 31.75 s 2.35 s Signal b 1.5 V Test Conditions and Measuring Method (VCC = 9 V, Ta = 25 3C, unless otherwise specified)
HD3PH Pin 6 wave form
HA03
Polarity distinction active range
c
b
(1) (2) (3) (4)
Set sub-address (00) 70 and (02) 82. Input signal b ((horizontal 31.5 kHz ) to pin 11 (HD3-IN). Decreasing the duty of signal b to 0% (get negative period shorter), measure the duty of Signal b (HD-DUTY1) when the phase between pin 11 and pin 13 (HD1-OUT) change. Increasing the duty of Signal b to 100% (get negative period longer), measure the duty of Signal b (HD-DUTY2) when the phase between pin 11 and pin 13 (HD1OUT) change.
31.75 s 2.35 s Signal b 1.5 V
B
A * duty = A/(A + B) x 100 (%)
2000-07-20
25/39
TA1318N
Note Item S06 HA04 Sync1 input threshold amplitude Sync2 input threshold amplitude c SW Mode S18 b S19 a b S21 b a (1) (2) (3) (4) (5) Set sub-address (00) 0B and (02) 60. Input Signal a (33.75 kHz) to pin 21 (SYNC1-IN) Increasing the voltage of signal a from 0 V, measure the voltage of Signal a VthS10 when HD-OUT lock. Set sub-address (00) B1, B2, B3 and (02) 60. Increasing the voltage of Signal a from 0 V, measure VthS11, VthS12, VthS13 when HD1-OUT lock. Measure the voltage of pin 19 (SYNC2-IN) VthS20, VthS21, VthS22 or VthS23 as well. Test Conditions and Measuring Method (VCC = 9 V, Ta = 25 3C, unless otherwise specified)
29.63 s 0.593 s Signal a VthS1*
HA05
HD3 input threshold amplitude (synchronization block)
c
b
(1) (2) (3)
Set sub-address (00) 70 and (02) 62. Input Signal b (31.5 kHz) to pin 11 (HD3-IN). Increasing the voltage of Signal b from 0 V, measure the voltage of Signal b VthHD3 when HD1-OUT lock.
31.75 s 2.35 s Signal b VthHD1
2000-07-20
26/39
TA1318N
Note Item S06 HA06 HD1 input threshold voltage HD2 input threshold voltage HD3 input threshold voltage (SW block) c SW Mode S18 b S19 S21 (1) (2) (3) (4) Set sub-address (00) 40. Input Signal b (31.5 kHz) to pin 3 (HD1-IN). Increasing the voltage of Signal b from 0 V, measure the voltage of Signal b VthHD1 when HD1-OUT lock. Measure the voltage of pin 1 VthHD2. Measure the voltage of pin 11 VthHD3 as well. Test Conditions and Measuring Method (VCC = 9 V, Ta = 25 3C, unless otherwise specified)
31.75 s 2.35 s Signal b VthHD1
2000-07-20
27/39
TA1318N
Note Item S06 HA07 HD output phase adjustment variable range c SW Mode S18 b S19 S21 (1) (2) (3) (4) (5) (6) (7) (8) Set sub-address (00) 30. Input Signal b (horizontal period T = 63.5 s) to pin 11 (HD3-IN). Set sub-address (02) 02. Change form 00 to 7C sub-address (03), then measure the phase change quantity (HP0-) of pin 13 (HD1-OUT) wave form. Change form 80 to FC sub-address (03), then measure the phase change quantity (HP0+) of pin 13 (HD1-OUT) wave form. When horizontal period of Signal b is T = 31.75 s measure HP1- and HP1+ as well. When horizontal period of Signal b is T = 29.63 s measure HP2- and HP2+ as well. When horizontal period of Signal b is T = 22.22 s measure HP3- and HP3+ as well. T s 2.35 s Signal b 1.5 V Test Conditions and Measuring Method (VCC = 9 V, Ta = 25 3C, unless otherwise specified)
Pin 15 wave form data (00) HP*- Pin wave form data (7C) (80) HP*+ Pin wave form data (FC)
2000-07-20
28/39
TA1318N
Note Item S06 HA08 Clamp pulse phase/width/level c SW Mode S18 b S19 S21 (1) (2) (3) (4) (5) (6) (7) (8) Set sub-address (00) B0. Input Signal a (horizontal 33.75 kHz) to pin 11 (HD3-IN). Set sub-address (02) 02. Measure the clamp pulse phase (CPS0), width (CPW0), output level (CPV0) of pin 12 (CLP-OUT) against Signal a. Set sub-address (02) 12. Measure the clamp pulse phase (CPS1), width (CPW1), output level (CPV1) of pin 12 (SCP-OUT) against Signal a. Input no-signal to pin 11. Measure the clamp pulse phase (CPS2), width (CPW2), output level (CPV2) of pin 12 (SCP-OUT) against pin 13 (HD-OUT). 29.63 s 2.35 s Signal a 1.5 V CPS0 CPS1 Pin 12 wave form CPV0 CPV1 CPW0 CPW1 Pin 13 wave form CPS2 Pin 12 wave form CPV2 CPW2 Test Conditions and Measuring Method (VCC = 9 V, Ta = 25 3C, unless otherwise specified)
2000-07-20
29/39
TA1318N
Note Item S06 HA09 Delayed HD pulse width c SW Mode S18 b S19 S21 (1) (2) (3) (4) Set sub-address (00) 70. Input Signal b (horizontal 31.5 kHz) to pin 11 (HD3-IN). Set sub-address (02) 62. Measure the pulse width (WdHD) of pin 6 (AFC filter) wave form. Test Conditions and Measuring Method (VCC = 9 V, Ta = 25 3C, unless otherwise specified)
31.75 s 2.35 s Signal b 1.5 V
Wd-HD Pin 6 wave form
2000-07-20
30/39
TA1318N
Note Item S06 HB01 AFC phase detection current OPEN SW Mode S18 b S19 a S21 b (1) (2) (3) (4) (5) (6) (7) BUS control data preset. Horizontal oscillation frequency is 15.75 kHz (00). SW6 open. Measure the Voltage of pin 6 V6 (no external supply). Connect external supply with pin 6, and supply the voltage (V6). Input signal (below figure) to pin 21 (SYNC1-IN). When INPUT SW is SYNC1-IN , measure V1 and V2 of pin 6 wave form. Supply V6 - 0.1 V and V6 + 0.1 V to pin 6, then measure V3 and V4. Calculate by following equations. ID1 [A] = (V1 [V] / 1 [k]) x 1000 ID2 [A] = (V2 [V] / 1 [k]) x 1000 ID3 [A] = (V3 [V] / 1 [k]) x 1000 ID4 [A] = (V4 [V] / 1 [k]) x 1000 Test Conditions and Measuring Method (VCC = 9 V, Ta = 25 3C, unless otherwise specified)
63.5 s Pin 21 wave form 0.25 V
V1, V3 Pin 6 wave form V2, V4
HB02
VCO oscillation start voltage

(1)
Increasing the voltage of pin 8 VCC form 2.5V, measure the voltage VVCO when pin 7 appear oscillation wave form.
2000-07-20
31/39
TA1318N
Note Item S06 HB03 HD output pulse width (free-run) c SW Mode S18 b S19 S21 (1) (2) (3) BUS control data preset. When horizontal oscillation frequency is 15.75 kHz (00), measure the output pulse width TH00 of pin 13 (HD1-OUT) wave form. When horizontal oscillation frequency is 31.5 kHz (01), 33.75 kHz (10), 45 kHz (11), measure the output pulse width TH01, TH02, TH03 as well. Test Conditions and Measuring Method (VCC = 9 V, Ta = 25 3C, unless otherwise specified)
Pin 13 (HD1OUT) wave form TH
HB04
Horizontal free-run frequency
OPEN
b
(1) (2) (3) (4)
BUS control data preset. SW6 open. When horizontal oscillation frequency is 15.75 kHz (00), measure the oscillation frequency F00 of pin 13 (HD1-OUT) wave form. When horizontal oscillation frequency is 31.5 kHz (01), 33.75 kHz (10), 45 kHz (11), measure the oscillation frequency F01, F10, F11 as well. When horizontal oscillation frequency is 15.75 kHz (00) and vertical free-run frequency is (101), measure the oscillation frequency F50 of pin 15 wave form. BUS control data preset. SW6 open. Connect external voltage with pin 6 . Horizontal oscillation frequency is 15.75 kHz (00). Supply V6 (about 6.3 V) + 0.05 V or V6 - 0.05 V to pin 6, then measure the frequency FA, FB of pin 13 (HD1-OUT) wave form. Calculate frequency changing ratio (BH00). BH00 = (FB - FA)/0.1 When horizontal oscillation frequency is 31.5 kHz (01), 33.75 kHz (10), 45 kHz (11), calculate BH01, BH10, BH11 as wall.
HB05
Horizontal oscillation control sensitivity OPEN
b
(1) (2) (3)
(4)
2000-07-20
32/39
TA1318N
Note Item S06 VA01 VD1 input threshold voltage VD2 input threshold voltage VD3 input threshold voltage (SW block) c SW Mode S18 b S19 S21 (1) (2) (3) (4) (5) Set sub-address (00) 80. Input Signal a (vertical 60 Hz) to pin 4 (VD1-IN). Set sub-address (02) 00. Increasing the voltage of Signal a from 0 V. measure the voltage of Signal b VthVD1 when VD1-OUT lock. Measure VthVD2 and VthVD3 against pin 2 and pin 10 as wall. Test Conditions and Measuring Method (VCC = 9 V, Ta = 25 3C, unless otherwise specified)
16.67 ms 0.12 ms Signal a VthVD1
VA02
VD3 input threshold voltage (synchronization block)
c
b
(1) (2) (3) (4)
Set sub-address (00) 70. Input Signal b (vertical 60 Hz) to pin 10 (VD3-IN). Set sub-address (02) 03. Increasing the voltage of Signal b from 0 V, measure the voltage of Signal a VthVD3 when VD1-OUT lock.
16.67 ms 0.12 ms Signal a
2000-07-20
33/39
TA1318N
Note Item S06 VA03 Vertical output pulse width c SW Mode S18 b S19 S21 (1) (2) (3) (4) Input Signal a (horizontal 33.75 kHz) to pin 11 (HD3-IN). Set sub-address (02) 02. When sub-addrss (00) is B0, measure the pulse width VPW2 of pin 22 (VD1-OUT) wave form. When sub-addrss (00) is 30, 70, F0, measure the pulse width VPW0, VPW1, VPW3 of pin 22 (VD1-OUT) wave form as well. Test Conditions and Measuring Method (VCC = 9 V, Ta = 25 3C, unless otherwise specified)
29.63 s 0.593 s Signal a V period Pin 22 wave form
VPW*
2000-07-20
34/39
TA1318N
Note Item S06 VA04 Vertical free-run frequency c SW Mode S18 b S19 S21 (1) (2) (3) (4) (5) (6) Input Signal a (horizontal 33.75 kHz) to pin 11 (HD3-IN). Set sub-address (00) B0. When sub-address (02) is 02, 22, 62, 82, A2 or C2, measure the frequency FV0, FV1, FV3, FV4, FV5 or FV6 of pin 22 (VD1-OUT) wave form. Input no-signal to pin 3 (HD1-IN). Set sub-address (02) 42. When sub-address (00) is 30, 70, B0 or F0, measure the frequency FV20, FV21, FV22 or FV23 of pin 22 (VD1-OUT) wave form. Test Conditions and Measuring Method (VCC = 9 V, Ta = 25 3C, unless otherwise specified)
29.63 s 0.593 s Signal a 0.285 V V period Pin 22 wave form
VPW*
2000-07-20
35/39
TA1318N
Note Item S06 VA05 Vertical pull-in range c SW Mode S18 b S19 S21 (1) (2) (3) (4) (5) (6) (7) (8) (9) Input Signal a (horizontal period T = 63.5 s) to pin 11 (HD3-IN). Set sub-address (02) 02. Set sub-address (00) 30. Input Signal C (vertical period initial T = 1ms) to pin 10 (VD3-IN). Increasing vertical period of Signal C, measure the frequency FVPL0 when pin 22 (VD1-OUT) wave form synchronize with Signal C. Input Signal a (horizontal period T = 31.75 s) to pin 11 (HD3-IN). Set sub-address (00) 70. Measure FVPL1 as well. Input Signal a (horizontal period T = 29.63 s) to pin 11 (HD3-IN). Set sub-address (00) B0. Test Conditions and Measuring Method (VCC = 9 V, Ta = 25 3C, unless otherwise specified)
(10) Measure FVPL2 as well. (11) Input Signal a (horizontal period T = 22.22 s) to pin 11 (HD3-IN). (12) Set sub-address (00) F0. (13) Measure FVPL3 as well.
horizontal period Ts 0.593 s Signal a 1.5 V V period (initial T = 1 ms) 0.25 ms Signal c 1.5 V
measuring period Pin 22 wave form
2000-07-20
36/39
9V 100 F 0.01 F 9V 5V 100 F 100 24 1 HD2-IN DAC3 #24 #1 10 k 0.01 F REG.
Test Circuit
1 k
10 k 5 68 k SW6 a bc 2.2 F 7.5 k
M
ab SW18
0.01 F 360 Pin 7 Pin 9 Pin 10 Pin 11
Pin 1 100 2 VD2-IN VD2-OUT #2 23 Pin 2 100 3 HD1-IN VD1-OUT #3 Pin 3 100 4 VD1-IN SYNC1-IN #4 Pin 6 6 #6 7 CSB503F30 HVCO #7 8 VCC 100 F 0.01 F 100 9 DAC2 #9 SDA 100 #10 10 VD3-IN 100 #11 11 HD3-IN Pin 4 Analog GND AFC Filter TA1318N 22 21 20 DAC1 19 SYNC2-IN 18 Address SW 17 SCL 16 15 HD2-OUT 14 DIGITAL GND
5.1 k #23 5.1 k #22 a 1 F b SW21 #21 100 #20 a b SW19 #19 #18 100 SCL #17 100 SDA #16 5.1 k #15 Pin 20 SYNC2 0.01 F c 1 F SYNC1
M
100 Pin 12 #12
5.1 k 12 13 HD1-OUT CP-OUT #13 1 k 5.1 k 10 F 3.9 k 1 k 5.1 k 10 F Mylar capacitor
100 F 0.01 F
2000-07-20 37/39
3.9 k
TPS1-in
TA1318N
TPS2-in 75
75
TA1318N
Application Circuit
9V 0.01 F 100 F DAC3 15 k 10 k VD2OUT 10 k VD1- SYNC1OUT IN DAC1 SYNC2IN SCL 100 SDA 10 k 100 HD2OUT 10 k 15 HD2-OUT 14 DIGITAL GND 13 HD1-OUT 12 CP-OUT
M
HD1OUT
1 F
24 DAC3
23 VD2-OUT
22 VD1-OUT
21 SYNC1-IN
20 DAC1
1 F 19 SYNC2-IN
18 Address SW
17 SCL
16 SDA
TA1318N
Analog GND
AFC Filter
HD2-IN
HD1-IN
VD2-IN
VD1-IN
HVCO
1
2
3
4
5
6
7
VCC
0.01 F
8
9
10
11
360 0.01 F HD2-IN VD2-IN HD1-IN VD1-IN 7.5 k
100 F CSB503F30 DAC2 VD3-IN HD3-IN
M
2.2 F
Mylar capacitor
CP-OUT
HD3-IN
VD3-IN
DAC2
2000-07-20
38/39
TA1318N
Package Dimensions
Weight: 1.22 g (typ.)
2000-07-20
39/39

▲Up To Search▲

Price & Availability of TA1318N

	To Download TA1318N Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .